## **AMENDMENTS TO THE CLAIMS**

This Listing of Claims will replace all prior versions, and listings of Claims in the Application:

## **LISTING OF CLAIMS:**

Claim 1 (Currently Amended) A contact process for a semiconductor device containing a base region of a first conductivity type formed on a semiconductor substrate, said contact process comprising the steps of:

forming at least one gate in said base region;

after formation of said at least one gate, heavily doping by

combined vertical and inclined ion implantation of a dopant into a first

surface of said base region containing said at least one gate formed therein

for forming on said base region and in juxtaposition with said at least one

gate a first shallow layer of said first a second conductivity type on said

base region;

depositing an insulator on said first shallow layer;

etching said insulator and first shallow layer for forming a contact hole thereof to thereby expose a sidewall of said first shallow layer and a second surface of said base region;

thermally driving said first shallow layer more deeply into said base region;

heavily doping said second surface of said base region through said contact hole for forming on said second surface of said base region a

MR2707-61

Serial No.: 10/820,743

Responsive to Official Action dated 7 June 2005

second shallow layer of a second conductivity type opposite to said first

second conductivity type on of said second surface of said base region fist

shallow layer; and

filling a metal in said contact hole for contacting said sidewall of said first shallow layer and said second shallow layer.

Claim 2 (Canceled).

Claim 3 (Canceled).

Claim 4 (Currently Amended) The contact process of claim 3 1, wherein said inclined ion implantation is performed with an inclined angle of about 45 degrees.

Claim 5 (Original) The contact process of claim 1, wherein said insulator is etched by a wet etching.

Claim 6 (Original) The contact process of claim 1, wherein said first shallow layer is etched by a plasma etching.

Claim 7 (Original) The contact process of claim 6, wherein said plasma etching comprises a vertical over-etching of a thickness of said base region.

Claim 8 (original) The contact process of claim 1, further comprising forming a pad oxide on said sidewall of said first shallow layer prior to said thermally driving said first shallow layer so as to prevent said first shallow layer from outdiffusion through said sidewall thereof during said thermally driving said first shallow layer.

Claim 9 (Original) The contact process of claim 8, wherein said pad oxide is formed by a low-temperature oxide growth.

Claim 10 (Original) The contact process of claim 1, further comprising an annealing after depositing said insulator.

Claim 11 (Original) The contact process of claim 1, further comprising an annealing after forming said second shallow layer.

Claim 12 (Original) The contact process of claim 1, further comprising a blanket etching to said second shallow layer prior to said filling a metal in said contact hole.

Claims 13 (Withdrawn) A contact structure for a semiconductor device containing a base region of a first conductivity type formed on a semiconductor substrate, said contact structure comprising:

a first shallow layer of a first conductivity type formed on a first surface of said base region;

an insulator covered on said first shallow layer;

a contact hole extending through said insulator and first shallow layer to thereby expose a sidewall of said first shallow layer and a second surface of said base region;

a second shallow layer of a second conductivity type opposite to said first conductivity type formed on a said second surface of said base region; and

a metal filled in said contact hole for contacting said sidewall of said first shallow layer and said second shallow layer.

Claim 14 (Withdrawn) The contact structure of claim 13, wherein said first shallow layer is deeper than said second shallow layer into said base region.

Claim 15 (Withdrawn) The contact structure of claim 13, wherein said first and second shallow layers are not overlapped with each other.